

Chapter 2. Data Objects and Operators

- Basic Language Elements
 - Data Objects
 - Data Type
 - Operators
 - Identifier

43

2.1 Data objects

- An object in VHDL is a named item that holds the value of a specific data type.
- Four kinds of data objects
 - Signals
 - Constants
 - Variables
 - File
- For describing logic circuits, the most important data objects are signals. They represent the logic signals (wires) in the circuit.

44


2.1.1 Signal data objects

- A signal is an object that holds the current and possible future values of the object.
- They occur as inputs and outputs in port descriptions, as signals in architecture, etc.

45

Where can signal data objects be declared?

- Entity declaration
- Declarative section of an architecture
- Cannot be in a process



How to declare a signal?

`signal signal_name : signal_type [:= initial_value];`

Examples:

`signal status : std_logic := '0';`
`signal data : std_logic_vector (31 downto 0);`

46


Signal assignment

A signal assignment schedules a new value to occur at some future time. **The current value of the signal is never changed.** If no specific value of time is specified the default value is infinitesimally small value of time into the future called delta time.

Signals are assigned using the “<=” operator. e.g.

`X1 <= '1' after 10ns;`
`SR1 <= 5 after 5ns;`
`X2 <= '0' after 10ns, '1' after 20ns, '0' after 30ns;`
`X5 <= '1';`

47



The figure above shows the timing implied by the statements shown in the previous slides assuming that all statements executed at time t.

48

2.1.2 Variable data objects

(不推荐使用)

- Variables are used to hold temporary data.

Where to declare a variable?

- within the processes, functions and procedures in which they are used

How to declare a variable?

`variable variable_name : variable_type [:= initial_value];`

Examples:

`variable address : bit_vector (15 downto 0) := x"0000";`
`variable index : integer range 0 to 10 := 0;`

49

Variable assignment

In contrast to signal assignment, a variable assignment takes effect immediately.

Variables are assigned using the “:=” operator. e.g.

`A := '1';`
`ROM_A(5) := ROM_A(0);`
`STAR_COLOR := GREEN;`

50

2.1.3 Constant data objects

- A constant is an object which is initialized to a specific value when it is created, and which cannot be subsequently modified.

51

Where can constants be declared?

- Declarative section of an architecture
- Declarative section of a process

How to declare a constant?

```
constant constant_name : constant_type [:= initial_value];
```

Examples:

```
constant yes : boolean := TRUE;
constant msb : integer := 5;
```

```
entity rand2 is
  port (A, B: in bit;
        C : out bit);
end entity rand2;

architecture dataflow of
  rand2 is
    signal S: bit;
  begin
    S <= A and B;
    C <= not S;
  end architecture dataflow;
```

52

2.2 Data types

- The type of a signal, variable, or constant object specifies:
 - the range of values it may take
 - the set of operations that can be performed on it.

The VHDL language supports a predefined standard set of type definitions as well as enables the definition of new types by users.

8 types commonly used:

- bit
- bit_vector
- integer
- boolean
- array
- enumeration
- std_logic
- std_logic_vector

53

54

Bit and Bit_vector

Bit type has two values, '0' and '1'.

Example:

```
signal a : bit := '0';
variable b : bit;
```

Bit_vector is an array where each element is of type bit.

Example:

```
signal c : bit_vector (3 downto 0) := "1000"; -- recommended
signal d : bit_vector (0 to 3) := "1000";
```

55

INTEGER type

INTEGER type represents positive, negative numbers and 0.

By default, an INTEGER signal has 32 bits and can represent numbers from -2^{31} to $2^{31}-1$. The code does not specifically give the number of bits in the signal.

Integers with fewer bits than 32 can be declared, using the RANGE keyword.

Example:

```
signal x : integer range -128 to 127;
```

This defines x as an eight-bit signed number.

(最好指定信号的位数来节省硬件资源)

56

BOOLEAN type

An object of type BOOLEAN can have the values TRUE or FALSE, where TRUE is equivalent to 1 and FALSE to 0.

Example:

```
signal flag : boolean;
constant correct : boolean := TRUE;
```

57

ENUMERATION type

An ENUMERATION type is defined by listing all possible values of that type. All of the values of an enumeration type are user-defined.

```
type enumerated_type_name is (name {, name});
```

The most common example of using the ENUMERATION type is for specifying the states for a finite-state machine.

Example:

```
type State_type is (stateA, stateB, stateC);
signal y : State_type := stateB;
```

When the code is translated by the VHDL compiler, it automatically assigns bit patterns (codes) to represent stateA, stateB and stateC.

58

ARRAY type

ARRAY types group one or more elements of the same type together as a single object.

```
type array_type_name is array (index_range) of element_type;
```

Example:

```
type byte is array (7 downto 0) of bit;
type word is array (15 downto 0) of bit;
type memory is array ( 0 to 4095 ) of word;

signal program_counter: word := "0101010101010101";
variable data_memory: memory;
```

To refer individual elements of array:

program_counter(5 downto 0) accesses the 6 LSBs of program_counter.
data_memory(0) accesses the first record in memory.

59

std_logic and std_logic_vector

std_logic provides more flexibility than the bit.

To use, you must include the two statements:

```
library ieee;
use ieee.std_logic_1164.all;
```

std_logic_vector type represents an array of std_logic objects.

```
type std_logic is
(
  'U', -- uninitialized
  'X', -- unknown
  '0', -- forcing 0
  '1', -- forcing 1
  'Z', -- high impedance
  'W', -- weak unknown
  'L', -- weak 0
  'H', -- weak 1
  '-' -- don't care
);
```

60

Example

```
signal x1,x2,Cin,Cout,Sel : std_logic;
signal C                : std_logic_vector (1 to 4);
signal X,Y,S            : std_logic_vector (3 downto 0);
```

`std_logic` objects are often used in logic expressions.
`std_logic_vector` objects can be used as binary numbers in arithmetic circuits by including in the code the following statement

```
use ieee.std_logic_signed.all;
or
use ieee.std_logic_unsigned.all;
```

61

VHDL is strongly typed

- VHDL is a strongly type-checked language. Even for objects that intuitively seem compatible, like **bit** and *std_logic*, one cannot be assigned to another.

Recommendation:

- use *std_logic* and *std_logic_vector* types

62

2.3 Operators


	Operator Class	Operator
Lowest precedence	Logical	and, or, nand, nor, xor, xnor
	Relational	=, /=, <, <=, >, >=
	shift	sll, srl, sla, sra, rol, ror
	Adding	+, -, &
	Sign	+, -
	Multiplying	*, /, mod, rem
Highest precedence	Miscellaneous	**, abs, not

63

1. Logic operators

E.g. sig <= "11001" and "10011";
sig gets value "10001"

Operators on the same line have equal precedence and must be **parenthesized** when necessary.



2. Concatenation &

E.g. sig2 <= "001" & sig (3 downto 1);
sig2 gets value "001000"

64

Operator	Description	Data type of a	Data type of b	Data type of result
a ** b	exponentiation	integer		
abs a	absolute value	integer		
not a	negation	boolean, bit, bit_vector		
a * b, a / b, a mod b, a rem b	multiplication, division, modulo, remainder	integer		
+a, -a	identity, negation	integer		integer
a + b, a - b, a & b	addition, subtraction, concatenation	integer		1D array, element
a sll b, a srl b, a sla b, a sra b, a rol b, a ror b		bit_vector	integer	
a sll b, a srl b, a sla b, a sra b, a rol b, a ror b	shift-left (right) logical, shift-left (right) arithmetic, rotate left (right)	bit_vector	integer	bit_vector
a = b, a /= b, a < b, a <= b, a > b, a >= b		any	same as a	boolean
		scalar or 1D array	same as a	boolean
a and b, a or b, a xor b, a nand b, a nor b, a xnor b		boolean, bit, bit_vector	same as a	same as a

65

Table: Overloaded operators in the IEEE std_logic_1164 package

Overloaded operator	Data type of a	Data type of b	Data type of result
not a	std_logic_vector std_logic		same as a
a and b, a or b, a xor b, a nand b, a nor b, a xnor b	std_logic_vector std_logic	same as a	same as a

Table: Functions in the IEEE std_logic_1164 package

Function	Data type of a	Data type of result
to_bit(a)	std_logic	bit
to_stdlogic(a)	bit	std_logic
to_bitvector(a)	std_logic_vector	bit_vector
to_stdlogicvector(a)	bit_vector	std_logic_vector

66

Use of conversion functions

```
signal s1, s2, s3: std_logic_vector(7 downto 0);
Signal b1, b2: bit_vector(7 downto 0);
```

The following statements are **wrong** because of data type mismatch

```
s1 <= b1; -- bit_vector assigned to std_logic_vector
b2 <= s1 and s2; -- std_logic_vector assigned to bit_vector
s3 <= b1 or s2; -- or is undefined between bit_vector and
--std_logic_vector
```

We can use the conversion function to correct these problems

```
s1 <= to_stdlogicvector(b1);
b2 <= to_bitvector(s1 and s2);
s3 <= to_stdlogicvector(b1) or s2; -- or
s3 <= to_stdlogicvector(b1 or to_bitvector(s2));
```

67

2.4 Lexical elements

- The lexical elements are the basic syntactical units in a VHDL program.
 - comments,
 - identifiers,
 - reserved words,
 - number, characters and strings.

68

2.4.1 Comments

- A comment starts with two dashes, --, followed by the comment text.
- The comments are for documentation purpose only.

```
-- *****
-- example of entity
-- *****
```

entity example is

--.....

end entity example;

69

2.4.2 Identifier

- Identifiers are used as names for signals, variables, constants, as well as entities, architectures and so on.
- A basic identifier is a sequence of characters that may be
 - upper or lower case letters and digits 0 - 9
 - underscore (" _ ") character
- VHDL language is **NOT** case sensitive.
- The first character must be a letter and the last character must **NOT** be " _ "
- Two successive underscores " _ _ " are **NOT** allowed.
 - Select, ALU_in, Mem_data, Two_dash_ok ✓
 - 12Select, _start, out_, Not__Allow, dot#3 ✗

70

2.4.3 Preserved words

- Some words are reserved in VHDL to form the basic language constructs.
abs, access, after, alias, all, and, architecture, array, assert, attribute, begin, block, body, buffer, bus, case, component, configuration, constant, disconnect, downto, else, elsif, end, entity, exit, file, for, function, generate, generic, guarded, if, impure, in, inertial, inout, is, label, library, linkage, literal, loop, map, mod, nand, new, next, nor, not, null, of, on, open, or, others, out, package, port, postponed, procedure, process, pure, range, record, register, reject, rem, report, return, rol, ror, select, severity, shared, signal, sla, sll, sra, srl, subtype, then, to, transport, type, unaffected units, until, use, variable, wait, when, while, with, xnor, xor

71


2.4.4 Numbers, characters and strings

- A Number in VHDL can be
 - integer, such as 0, 1234, and 98E7
 - real, such as 0., 1.23456, or 9.87E6
 - represented in other number bases:
 - 45 = 2#101101# = 16#2D#
- A character in VHDL is enclosed in single quotation marks,
 - such as 'A', 'Z', '3'.
 - 1 and '1' are different.
- A string in VHDL is a sequence of characters enclosed in double quotation marks:
 - such as "Hello", "10000111".
 - 2#10110010# and "10110010" are different

72

Chapter 3. Concurrent Statement

- The operation of digital system is inherently concurrent.



- Within VHDL signals are assigned values using **signal assignment statements**.

```
sum <= (x xor y) after 5 ns
```

73

- Multiple signal assignment statements are executed concurrently in simulated time and are referred to as **concurrent signal assignment statements (CSAs)**.
- There are several forms of CSA statements:
 - Simple CSA
 - Conditional signal assignment
 - Selected Signal assignment

74

3.1 Simple CSA

architecture concurrent_behavior of half_adder is
begin

```
sum <= ( x xor y) after 5 ns;
```

```
carry <= (x and y) after 5 ns;
```

end architecture concurrent_behavior;

- General form:
target <= expression;
expression is logical, comparative or arithmetic operations.
- The execution of the statements is determined by the flow of signal, rather than textual order.


75

Half_adder


```
library IEEE;
use IEEE.std_logic_1164.all;
entity half_adder is
port (x, y : in std_logic;
      sum, carry : out std_logic);
end entity half_adder;
architecture concurrent_behavior of half_adder is
begin
  sum <= ( x xor y) after 5 ns;
  carry <= (x and y) after 5 ns;
end architecture concurrent_behavior;
```

处理和赋值并不是同时进行的

图中进行的是初步仿真，用于检查设计的逻辑是否正确
合成之后再进行的仿真不会像图中这样输入输出之间一直有5ns的时延





0~5ns: sum和carry uninitialized
5ns后，当输入的值发生变化时，语句被激活，进行计算




76

full_adder



```
library IEEE;
use IEEE.std_logic_1164.all;
entity full_adder is
port (A, B, Cin : in std_logic;
      Sum, Cout : out std_logic);
end entity full_adder;
```



```
architecture dataflow of full_adder is
  signal s1, s2, s3 : std_logic;
  constant gate_delay : time := 10 ns;
begin
  L1: s1 <= (A xor B) after gate_delay;
  L2: s2 <= (Cin and s1) after gate_delay;
  L3: s3 <= (A and B) after gate_delay;
  L4: sum <= (s1 xor Cin) after gate_delay;
  L5: cout <= (s2 or s3) after gate_delay;
end architecture dataflow;
```

constant object

L1, L2, L3, L4, L5: 给每一个语句起一个名字



78

s1: 0~5ns uninitialized, 5~10ns 1
s2: 0~5ns uninitialized, 5~10ns 0
s3: 0~5ns uninitialized, 5~10ns 0

L1: s1 <= (A xor B) **after** gate_delay;
L2: s2 <= (Cin and s1) **after** gate_delay;
L3: s3 <= (A and B) **after** gate_delay;
L4: sum <= (s1 xor Cin) **after** gate_delay;
L5: cout <= (s2 or s3) **after** gate_delay;

